POLYCRYSTALLINE THIN FILM SOLAR CELLS: Present Status and Future Potential

Robert W. Birkmire and Erten Eser
Institute of Energy Conversion, University of Delaware, United States Department of Energy, University Center of Excellence for Photovoltaic Research and Education (National Renewable Energy Laboratory), Newark, Delaware 19716

KEY WORDS: solar cell, photovoltaic device, energy conversion, thin film, polycrystalline, copper indium diselenide, cadmium telluride, module, manufacturing

ABSTRACT

Polycrystalline thin film solar cells based on copper indium diselenide (CuInSe₂) and its alloys and cadmium telluride (CdTe) appear to be the most promising candidates for large-scale application of photovoltaic energy conversion because they have shown laboratory-efficiencies in excess of 15%. Heterojunction devices with n-type cadmium sulfide (CdS) films show very low minority carrier recombination at the absorber grain boundaries and at the metallurgical interface which results in high quantum efficiencies. Open circuit voltages of these devices are relatively low owing to the recombination in the space charge region in the absorber. Further improvement in efficiency can be achieved by reducing this recombination current, especially in devices based on CuInSe₂ and its alloys. Low-cost manufacturing of modules requires better resolution of a number of other technical issues. For modules based on CuInSe₂ and its alloys, the role of Na and higher deposition rates on device performance need to be better understood. In addition, replacing the chemical bath deposition method for CdS film deposition with an equally effective, but more environmentally acceptable process are needed. For modules based on CdTe, more fundamental understanding of the effect of chloride/oxygen treatment and the development of more reproducible and manufacturable CdTe contacting schemes are necessary.
INTRODUCTION

Photovoltaic (PV) effect was discovered in 1839, but it remained a laboratory curiosity until the mid 1950s when U.S. space program attempted to power satellites with PV cells. In 1954, single crystal silicon (sc-Si) PV cells of 6% efficiency were reported at Bell Laboratories. Following this development, commercial sc-Si PV cells were routinely used on U.S. satellites. Because cost is not a major factor in space applications, these cells continue to be used on practically all satellite systems.

During the energy crisis of the early 1970s, and particularly given the technical success of PV cells in space applications, both public and private sectors became interested in terrestrial applications of PV energy generation. Initial efforts focused on lowering the cost of sc-Si solar cell modules since the basic technology already was well developed. Polycrystalline Si (pc-Si) solar cell module technology was introduced to further lower manufacturing costs; however, the initial cost advantages of pc-Si technology are approximately offset by its lower efficiency, leaving the generated energy cost practically unchanged.

In the U.S., Japan and Germany, parallel efforts were also initiated to find alternative materials that could be processed in thin film form to provide a still lower-cost alternative to sc-Si and pc-Si. Initial efforts were concentrated on thin film solar cells of polycrystalline Cu$_2$S/CdS and amorphous silicon. Cu$_2$S/CdS type solar cells displayed severe stability problems and their development were discontinued by the early 1980s. Amorphous silicon solar cell technology has been more successful, and products based on this technology became available commercially. However, because these products have low conversion efficiencies (around 6% stabilized), their use is limited to special consumer applications.

To respond to the potential demand in the power generation market, which required module efficiencies in excess of 10%, research and development efforts shifted gradually to two other polycrystalline thin film material systems: copper indium diselenide (CuInSe$_2$) and cadmium telluride (CdTe) based solar cells. During the past twenty years, these research and development efforts resulted in conversion efficiency improvements from 6% to 17% for CuInSe$_2$ based, and from 8% to 16% for CdTe based, small area, laboratory devices. As a result, these materials systems are being considered seriously as the basis of PV module technologies for terrestrial power generation.

This review examines the state of our understanding and knowledge about the materials characteristics, device operation, and processing of these PV systems. It also discusses issues raised in translating the “proof-of-concept” device results to large-scale manufacturing of modules and proposes possible research and development directions for responding to these challenges.

SOLAR CELLS BASED ON CuInSe$_2$ AND RELATED ALLOYS

Materials and Electronic Properties of the Absorber

CuInSe$_2$ is a ternary compound that is stable as a chalcopyrite($\gamma$) or a sphalerite($\delta$) structure. The pseudo binary Cu$_2$Se/In$_2$Se$_3$ phase diagram of Figure 1 shows the stability regions of these two phases(1). The sphalerite phase is stable only at temperatures higher than 570°C whereas the chalcopyrite structure, which has lattice parameters of $a = 0.5789$ Å and $c = 1.162$ Å, is stable from room temperature up to 810°C. However, below 780°C the stability region of the $\gamma$ phase is at the In-rich side of perfect stochiometry. The $\gamma$ phase is also retained in the direction of excess Se, although deviation from stoichiometry toward excess Cu results in the formation of a secondary Cu$_2$Se phase.

Thin films of CuInSe$_2$ (with thicknesses of approximately 2 $\mu$m) deposited on Mo-coated glass or ceramic substrates always exhibits strong (112) orientation(2, 3) with grain sizes approaching 1 $\mu$m on the surface(4). Figure 2 shows a typical fractured cross-section and the surface of a CuInSe$_2$ film vapor deposited from elemental sources. As can be seen from the micrograph the
grain structure is columnar and equiaxed on the plane normal to the growth direction. Transmission electron microscopy (TEM) analysis of these films shows a complex defect structure with high densities of dislocations, stacking faults, twins and intergranular pores (5).

![Pseudo-binary Cu$_2$Se/In$_2$Se$_3$ phase diagram](image)

*Figure 1* Pseudo-binary Cu$_2$Se/In$_2$Se$_3$ phase diagram (1).
Figure 2  SEM micrograph showing a typical fractured cross section and the surface of a CuInSe$_2$ film vapor deposited from elemental sources.

Figure 3  Band gap of CuIn$_{1-x}$Ga$_x$Se$_2$ thin film as a function of Ga content $x$ (7).
The band gap of CuInSe₂ is direct, is 1.02 ± 0.01 eV at room temperature, and has a temperature coefficient of -2 ± 1 x 10⁻⁴ eV/K in the lower temperature regime(6). The typical absorption coefficient is larger than 5 x 10⁸ cm⁻¹ at photon energies greater than 1.4 eV.

The band gap of CuInSe₂ can be modified continuously over a wide range by substituting Ga for In. Figure 3 shows the variation of the band gap of CuInₓGa₁₋ₓSe₂ thin film as a function of Ga content x(7). Similarly, one can also increase the band gap by the substitution of S for Se. Recent trends in CuInSe₂ research and development focus exclusively on these high band gap alloys.

Electronic properties of CuInSe₂ are controlled largely by the intrinsic defect chemistry of the material. In general, the defect chemistry quite complex; however, within ±2 at.% of the stoichiometric composition, various analysis of single crystals(8, 9) and thin films(10) give a relatively coherent model of the defect chemistry. Cu and In vacancies (excess Se), which are acceptors, yield strongly p-type material. In contrast, Se vacancies produce n-type material. Along or near the pseudo-binary tie line CuₓSe - InₓSe₁₋ₓ, In-rich material have both In-on-Cu (In₉₅) antisite donor defects and Cu vacancy acceptors, resulting in heavily compensated n- or p-type material. In the case of excess Cu, dominant defects are Cu-on-In (Cu₉₅) antisite and In vacancy acceptors, which both contribute to a strongly p-type material. Mobilities determined by temperature-dependent transport measurements performed on single crystals(8, 9) were 15 to 150 cm²/Vs for p-type materials with carrier densities 0.15 to 2x10¹⁵ cm⁻³ at 300 K. For n-type materials, sample mobilities were 90 to 900 cm²/Vs for carrier densities from 1.8x10¹⁵ to 5x10¹⁷ cm⁻³ at 300 K. No correlations were found among carrier densities, mobilities and composition.

Determination of the shallow level energies and their assignment to specific defects have not been very successful. Although substantial differences in these areas have been found between the above referenced transport studies and the photoluminescence data(11), electronic transport in CuInSe₂ and related alloys is dominated by intrinsic defects with heavy self-compensation.

Polycrystalline thin films of CuInSe₂ can be used as absorbers in PV devices because their electronic transport is dominated by such defect structure. CuInSe₂ grain boundaries, which are parallel to the current flow direction in these devices, can easily be modified electronically by dopants such as oxygen, by low temperature post processing heat treatments, without affecting the bulk chemistry. As a result, grain boundaries can be made more p-type and, thus, are electronically benign since the minority carriers (i.e. electrons) cannot reach the grain boundaries to recombine.

**Device Structure and Fabrication**

CuInSe₂ based photovoltaic devices are obtained by forming p-n heterojunctions with thin films of CdS. In this type of structure n-type CdS, which has a band gap of 2.4 eV, not only forms the p-n junction with p-type CuInSe₂, but also serves as a window layer that lets light go through with relatively small absorption. Also, because the carrier density in CdS is much larger than in CuInSe₂, the depletion field is entirely in the CuInSe₂ film where electron-hole pairs are generated. As a result, minority carrier recombination at the metallurgical interface is minimized.

In the early 1980s the PV research group at Boeing was able to demonstrate 10% efficiency in a device having the “Mo/CuInSe₂ (3µm)/CdS(2µm)/AR Coating” structure(12). In this structure 3 µm thick CuInSe₂ was formed by thermal evaporation of the elemental constituents onto a Mo-coated alumina substrate. The deposition consisted of two stages in which the elemental fluxes were adjusted to be Cu-rich during the initial stage of the deposition at a substrate temperature of 350°C, forming a Cu-rich CuInSe₂ base film. In the final stage, the substrate temperature was raised to 450°C and the Cu:In flux ratio was reduced to less than 1. The stochiometry of the completed CuInSe₂ film was Cu deficient. To complete the device structure, the In-doped CdS layer was then evaporated directly from the compound in a resistively heated Knudsen cell at a substrate temperature of around 175°C.

Investigation of Cu-rich (Cu-to-In ratio > 1) and Cu-deficient (Cu-to-In ratio < 1) CuInSe₂ films showed that the former had a matte appearance which and a large grain structure while the latter had a specular appearance and a small grain structure(13). Thus it is likely that during two-stage deposition the Cu-rich base layer controls the structure while the Cu-deficient top layer controls the final composition. Furthermore, the same study showed that high-efficiency CuInSe₂
devices could be made from two-stage deposited CuInSe₂ films with large variation in the average composition as long as the overall Cu-to-In ratio is less than 1.

![Typical structure of a CuInSe₂-based solar cell.](image-url)

Over the years, research groups have developed many variations of this basic structure in order to improve efficiency. The most recent structure, shown in its general form in Figure 4, incorporates three important variations:

- It now seems certain that to retain proper junction characteristics and at the same time reduce absorption and resistive losses, CdS thickness must be reduced down to 0.05 µm and a ZnO layer must be added onto the CdS layer as a transparent current-collecting conductor;
- Substantial efficiency improvement can be achieved by partial substitution of In with Ga and S with Se because the higher band gap gives a better match to the solar spectrum;
- Further improvements are obtained by incorporating Na into the CuInSe₂ layer, although the role Na plays in improving device efficiencies is not well known (14, 15). Soda lime glass used as substrate provides a practical, though uncontrollable, source of Na since at the process temperatures used, Na diffuses through the Mo layer into the CuInSe₂ film.

The chemical bath deposition (CBD) technique is the preferred method for depositing CdS films that are approximately 0.05 µm thick. This technique, which involves dipping the sample in an ammonia solution containing CdSO₄ and thiourea (16, 17), gives deposition rates on the order of 0.06 µm/min. The primary advantage of the CBD method is that it gives almost complete surface coverage even at such low thicknesses. Other vacuum deposition techniques would require higher thicknesses to obtain complete surface coverage. However, because of environmental concerns related to cadmium, research efforts are being directed toward either finding a replacement for CdS, or making direct rectifying contact with ZnO (18-20). However, at the present time, highest efficiencies are still obtained with CBD deposited CdS films.

Deposition of the transparent conductor film ZnO is straightforward and is performed most commonly by room temperature sputtering in two steps. A 100 to 500 Å thick highly resistive ZnO film is deposited first, followed by 0.1 to 2 µm highly conductive (≈ 10 - 15 Ω/sq) film. The deposition rates are on the order of 0.05 µm/min.

A variety of methods have been developed for the deposition of the CuInSe₂-based absorbers. In general, these processes can be divided into two categories: physical vapor deposition from three (CuInSe₂) or four (CuIn₁₋ₓGaxSe₂) sources onto a heated substrate, and successive deposition of the
metallic elements onto a substrate followed by reactive annealing of the resultant multi-layer structure in selenium or selenium/sulfur containing atmosphere.

MULTI-SOURCE THERMAL EVAPORATION

To date, co-deposition from elemental sources has been the most successful approach to CuInSe\(_2\) deposition as it resulted in a 17.1% efficiency CuIn\(_{1-x}\)Ga\(_x\)Se\(_2\) device, the highest efficiency ever obtained in this material system (21). The CuIn\(_{1-x}\)Ga\(_x\)Se\(_2\) films in high efficiency devices contain 25 to 30% Ga, have a Cu-to-In ratio between 0.9 to 1.0, and are deposited at substrate temperatures of around 550°C and at rates on the order of 0.05 \(\mu\)m/min. During deposition, elemental fluxes are changed so that during film growth the Cu:(In+Ga) ratio is greater that 1 during the early stages of the deposition, similar to the Boeing process, creating a Cu-rich film. The Cu:(In+Ga) ratio is reduced to much less than 1 at the end of the deposition, which controls the stiochiometry of the final film. The final composition of the film is Cu deficient and the surface of the film appears to be terminated by an ordered vacancy compound (OVC) (22). The post-deposition elemental depth profile of these films does not show a detectable Cu gradient. As a result, researchers have conjectured that the clearly faceted large-grained microstructure resulting from the larger Cu flux at the early stages of the film growth is maintained during the later stages and is more conducive to higher conversion efficiencies. However, there are no quantitative correlations among time dependence of Cu flux, microstructure, and efficiency.

Other elemental gradients, while maintaining the desired Cu:(Ga+In) gradient, at least on the top portion of the film, also have been tried. Specifically, the Ga and In fluxes can be varied during growth, resulting in the variation of the Ga:(Ga+In) ratio in the film and, consequently, of the electronic properties through the film. The highest efficiency solar cells have higher Ga content at the back of the film. However, the important issue is that the Ga:(Ga+In) ratio can be varied through the thickness of the film, allowing the electronic properties of the CuIn\(_{1-x}\)Ga\(_x\)Se\(_2\) film to be engineered to optimize the device structure. Several research groups are presently evaluating graded CuIn\(_{1-x}\)Ga\(_x\)Se\(_2\) layers to improve device properties.

Another variant of the multi-source evaporation process involves the incorporation of a 2000 Å CuGaSe\(_2\) layer, deposited at 350°C, between the Mo contact layer and the CuIn\(_{1-x}\)Ga\(_x\)Se\(_2\) film. The absorber in the highest efficiency device, referenced above, was deposited by this type of two-stage process; however, the precise mechanism by which the CuGaSe\(_2\) intermediate layer improves efficiency is not well understood.

In principle, S may be incorporated into the absorber using a co-deposition process to obtain films with the general chemical formula of CuIn\(_{1-x}\)Ga\(_x\)(Se\(_{1-y}\)S\(_y\))\(_2\). Such systems are difficult to synthesize, however, and do not give encouraging results primarily because of excessive shunting and less-than-expected improvement in the open-circuit voltage. Nevertheless, a device efficiency of 12% has been obtained with co-deposited CuInS\(_2\) absorber (23).

REACTIVE ANNEALING OF PRECURSOR FILMS

The second method of forming CuInSe\(_2\)-based absorber layers consists of two process steps. In the most commonly used variation, Cu and In of appropriate thicknesses are first deposited by room temperature sputtering onto Mo-coated glass substrates. In a second step, this multi-layer structure is annealed in H\(_2\)Se/Ar atmosphere at temperatures around 450 to 550°C for about 60 min, resulting in a final absorber thickness of 2.5 \(\mu\)m. Even though this is a two-step process and results in efficiencies less than that of the co-deposition process, it has attracted considerable attention because it is thought to be easier to use on a larger scale than is the co-deposition process.

Variations of this absorber-formation technique includes cases where Cu/In/Se or InSe\(_x\)/Cu thin film structures are used as precursors, and Se vapor and even inert gases are used as annealing atmospheres (24). For example, Siemens Solar Industries in the United States developed a process in which metal precursor layers (Cu, In, Ga) are selenized in H\(_2\)Se/Ar in which H\(_2\)S gas is introduced in the final stages of the reaction. This process resulted in small-area cell efficiencies of around 16% (25). Most recently, Siemens AG in Germany developed a process in which Cu, In, Ga, and Se layers were deposited on Mo-coated substrates and subsequently subjected to rapid
thermal processing (RTP) in an inert atmosphere. Small-area cell efficiencies of 13.3% and 14.6% were obtained for CuIn$_{1-x}$Ga$_x$Se$_2$ and CuIn$_{1-x}$Ga$_x$(Se$_{1-y}$S$_y$)$_2$ type cells, respectively (26).

In the previously described processes, Ga is distributed non-uniformly along the film thickness and migrates preferentially to the Mo-absorber interface. Consequently, the junction does not contain Ga, and the device has the characteristics of a CuInSe$_2$ solar cell. Detailed analysis of this problem gives the following picture (27): Because of their higher reactivity to Se, Cu and In diffuse to the surface during the selenization reaction to form CuInSe$_2$. After the In is completely consumed to form CuInSe$_2$ and presumably some Cu$_2$Se on the surface, selenization of Ga and its reaction with Cu$_2$Se proceeds to form CuGaSe$_2$ at the Mo interface. In order to intermix CuInSe$_2$ and CuGaSe$_2$ layers to form single-phase CuIn$_{1-x}$Ga$_x$Se$_2$, the annealing step needs to be continued in an inert atmosphere at a temperature of at least 550°C. The inert atmosphere anneal is thought to be necessary to create a defect structure that facilitates In and Ga diffusion.

Devices utilizing the Siemens Solar process or the RTP process have Ga at the Mo interface and, as a result, do not use Ga to increase band gap. The band gap increase is achieved by the incorporation of S into the absorber. In contrast, because a Ga-containing interfacial layer seems to improve uniformity and adhesion, Ga is being used widely in absorber synthesis by reactive annealing of precursor films.

**Device Analysis and Performance**

Figure 5 illustrates the band diagram of the CuInSe$_2$/CdS heterostructure and is used commonly to model operational characteristics of the CuInSe$_2$-based photovoltaic devices (see also 28).

Carrier collection in these devices is quite efficient in that minority carrier recombination at the grain boundaries is minimized because the grain boundaries are more p-type compared to the bulk. Furthermore, minimal recombination is found at the metallurgical interface most likely owing to a combination of OVC surface structure of the CuIn$_{1-x}$Ga$_x$Se$_2$ film and the interaction with the solution-grown CdS modifying electronic properties of the interface. This observation is important because even under ideal processing conditions, the defect density at the metallurgical interface is quite high as a result of the lattice mismatch between CdS and CuInSe$_2$. In addition, because of the high absorption coefficient of CuInSe$_2$-based materials, most of the carriers are generated close to the interface, further aiding their efficient collection.

Current voltage characteristics of a solar cell with a simple series resistance can be described as:

\[ J = J_D - J_{sc} = qvN_e \frac{e^{\frac{-q\phi}{kT}}}{Ae^{\frac{q(V-JR_s)}{AT}} - J_{sc}} \]  

In this equation $J_D$ is the diode current, $v$ is the carrier velocity, $N$ is the density of states, $\phi$ is the barrier height, $J$ is the current density, $V$ is the voltage, $A$ is the diode quality factor, $J_{sc}$ is the short circuit current.

The open circuit voltage $V_{oc}$ (i.e. $V$ at $J = 0$) of the device is given by:

\[ V_{oc} = \frac{A}{q} \left\{ \phi - (kT) \ln \left[ \frac{J_{oc}}{J_{sc}} \right] \right\} \]  

where $J_{oc} = qvN$. 

- 8 -
From equation 2 it is easy to see that high efficiency devices (i.e. when $V_{oc}$ is high) require diode current, $J_D$, to be as small as possible. In general, diode current is controlled by the highest of the electron injection, space charge recombination, and the interface recombination currents. Each of these mechanisms is defined with a different set of so-called effective parameters: $\nu$, $N$, $\phi$, and $A$. For CuInSe$_2$-based devices, a number of measurements indicate that the diode current is controlled by the recombination through a distribution of states in the space charge region, resulting in an diode quality factor between 1 and 2, and $\phi = \frac{E_g}{2}$ (28).

Despite considerable effort, CuInSe$_2$ solar cells without Ga and/or S have been limited to $V_{oc}$s of 500 mV or less because the exact nature of the defects in the space charge region could not be identified and, as a result, recombination currents could not be reduced. Current research on improving the efficiency of CuInSe$_2$-based solar cells is focusing on increasing the band gap by alloying with Ga and to a lesser extent with S. This approach may not improve material quality, but it gives a better match of the band gap to the solar spectrum.

An extensive investigation of CuIn$_{1-x}$Ga$_x$Se$_2$-based, multisource deposited, solar cells as a function of Ga content can be found in references 29 and 30. Figure 6 shows the J-V characteristics and the normalized quantum efficiencies of two devices investigated in these studies.
Figure 6  J - V characteristics (a), and quantum efficiencies (b) of two CuIn$_{1-x}$Ga$_x$Se$_2$ devices with different Ga content x.
with Ga contents of 27% and 43% (W. N. Shafarman, private communication). In this case, the open-circuit voltage gain achieved with the higher Ga content is offset by the lower short-circuit current density due to the reduced absorption and collection efficiency, resulting in similar efficiencies for both devices. The shift of the quantum efficiency curve to a lower wavelength with higher Ga content is consistent with the higher band gap absorber. Figure 7 shows the relationship between absorber energy gap and the open-circuit voltage and device efficiency for a large variation in Ga content (29, 30). These data show that $V_{oc}$ scales linearly with $E_g$ over a wide range (up to 1.4 eV) of Ga concentration, but the efficiency does not reflect this increase in $V_{oc}$ and, in fact, decreases when $E_g$ is greater than 1.25 eV. This observation indicates that, within this range of Ga, current-collection efficiency decreases with Ga content. It is unknown whether this reduction results from the reduced carrier density in the material extending the space charge region (thus decreasing the field strength) or from the reduced diffusion length.

![Figure 7](image_url)

*Figure 7* Open circuit voltage and efficiency as a function of energy gap in CuIn$_{1-x}$Ga$_x$Se$_2$ devices. Ga content $x$ is shown on top. Dashed line is for visual aid only. Data from references 27 and 28.
SOLAR CELLS BASED ON CdTe

Materials and Electronic Properties of the Absorber

CdTe is a compound semiconductor of II-VI type that has a cubic zincblende (sphalerite) structure with a lattice constant of 6.481 Å. Extensive information on the electronic properties and the defect chemistry of CdTe can be found in the literature (31-33). The stability region of the compound is extremely narrow (2 x 10^-6 at.% wide) and is symmetrical around perfect stochiometry at 400°C. Close to the melting point (1090°C), the stability region on the Te-rich side increases to about 10^-5 at.%. In a vacuum, CdTe sublimates in such a way that the vapor phase consists of Cd atoms and Te_2 molecules in exact proportion to the solid, that is, \( p_{Cd} = 2 \times p_{Te_2} \). Consequently, deposition of CdTe films by thermal evaporation does not present any compositional problems. The variation of the Cd partial pressure as a function of CdTe source temperature is shown in Figure 8 (31).

![Figure 8](image)

**Figure 8** Variation of Cd partial pressure as a function of CdTe temperature in free evaporation regime. Data from reference 30.

CdTe has a direct band gap of 1.5 eV at room temperature with a temperature coefficient of 2.3 - 5.4 x 10^-4 ev/K (31). This band gap is an ideal match to the solar spectrum for a photovoltaic absorber. As with CuInSe_2, the absorption coefficient is large (around 5x10^4 cm^-1) at photon energies of 1.8 eV or larger. As a result, a CdTe based solar cell would have a theoretical conversion efficiency on the order of 28%; however, the highest conversion efficiency achieved so far is 15.8% (34).
In their as-deposited form thin films of CdTe always show a columnar grain structure with submicron grain size unless the films are deposited by high-temperature processes (above 500°C) such as close-space sublimation (CSS), screen printing or spray pyrolysis. Figure 9 shows a vapor-deposited CdTe film on glass/ITO/CdS (B. E. McCandless, et al., to be published). This TEM cross-section micrograph illustrates a structure in which CdTe grain size seems to be determined by the grain size of the underlying CdS film, indicating pseudo-epitaxial growth. In the case of CdTe films deposited by high temperature processes, the grain structure is still columnar in that the grain boundaries are normal to the substrate, but the grain sizes are much larger, on the order of film thicknesses 2 µm - 15 µm, depending on the specific process. Vapor-deposited films such as the one in Figure 9 show a somewhat pronounced (111) orientation. However, the orientation in CdTe films depends strongly on the type of processes used, and in some cases completely random films can be obtained. As a general rule lower is the process temperature higher is the preferred (111) orientation.

Figure 9 TEM micrograph showing the as deposited cross section of ITO/CdS/CdTe structure. Both CdS and CdTe are vapor deposited from the respective compounds.
The predominant intrinsic defects in CdTe are cadmium interstials (Cd) and cadmium vacancies (V\textsubscript{Cd}). Energy levels associated with these defects are 0.02 eV below the conduction band and 0.15 eV above the valance band, respectively (31). CdTe can be doped extrinsically in both n- and p-type form. Indium in Cd site (In\textsubscript{Cd}) forms a donor level at 0.60 eV below the conduction band, whereas Cu, Ag, Au in Cd site (Cu\textsubscript{Cd}, AgCd, and AuCd) form acceptor levels 0.33 eV above the valance band (31). Room temperature mobilities up to 1100 cm\textsuperscript{2}V\textsuperscript{-1}s\textsuperscript{-1} for electrons, and up to 80 cm\textsuperscript{2}V\textsuperscript{-1}s\textsuperscript{-1} for holes have been reported (35 - 38).

Controlled doping of single crystal CdTe is a somewhat difficult process, especially for p-type materials, primarily because of (a) the compensation effects; (b) the large difference in the vapor pressure of Cd and Te, which makes it difficult to control stochiometry; and (c) poor dopant solubility. Nevertheless, electrically active dopant densities up to 10\textsuperscript{17} cm\textsuperscript{-3} can be obtained in both n- and p-type materials. In polycrystalline thin films, doping becomes even more difficult because of the enhanced compensation and segregation effects at the grain boundaries. Difficulties encountered in doping of CdTe do not affect its PV performance but they do create problems in making low-resistance ohmic contact to the material. In fact, because of these characteristics of the doping mechanism, the grain boundaries in polycrystalline CdTe thin films can be made more p-type than the bulk (similar to the CuInSe\textsubscript{2}-based solar cells), reducing and even eliminating the minority carrier (i.e. electron) recombination at the grain boundaries.

**Device Structure and Fabrication**

CdTe solar cells are p-n heterojunction devices in which a thin film of CdS forms the n-type window layer. As in the case of CuInSe\textsubscript{2}-based devices the depletion field is mostly in the CdTe. The structure is of superstrate type in that the transparent conductor and the window layer are first deposited onto a transparent substrate, such as glass (Figure 10). The absorber, in this case CdTe, is deposited over the window layer.

![Figure 10](graphic.png)  
*Figure 10*  Typical structure of a CdS/CdTe solar cell.

The transparent conductor is deposited most commonly by sputtering in the case of ITO or by atmospheric pressure chemical vapor deposition (APCVD) in the case of SnO\textsubscript{2}. The thickness is around 1 µm and is a compromise between the sheet resistance and the optical transmission. In general, a sheet resistance of 10 Ω/sq is adequate for current collection without appreciable resistive losses. The choice between ITO and SnO\textsubscript{2} is determined primarily by the deposition temperature of CdS and/or CdTe films. For low-temperature CdS and CdTe deposition processes, ITO is the material of choice, because it has higher optical transmission for a given sheet resistance. For CdS
and/or CdTe deposition processes requiring high temperatures, SnO$_2$ is the material of choice since it is more stable mainly because the APCVD process itself requires temperatures around 550˚C.

Several processes such as physical vapor deposition (PVD), chemical bath deposition (CBD), close-space sublimation (CSS), sputtering, screen printing, electrodeposition, and spray pyrolysis can be used to deposit the CdS layer. In high-efficiency devices, where high transmission window layers are required, CdS film thicknesses must be less than 0.1 µm. Such thicknesses can be obtained by all the processes mentioned except for screen printing and spray pyrolysis. However, CBD is the preferred choice for reasons stated previously in the case of CuInSe$_2$ based solar cells. Such thin films of CdS, deposited by low-temperature processes such as PVD, CBD, sputtering and electrodeposition, benefit from a post-deposition treatment in a reducing atmosphere or in the presence of CdCl$_2$, which increases grain size and reduces defect density (39, 40). In the case of thin CdS films deposited by CSS at temperatures around 500˚C, such a post-deposition heat treatment was unnecessary (41).

As in the case of CdS films, a variety of deposition techniques can be used for the deposition of CdTe films. The most widely used techniques are electrodeposition, PVD, CSS, screen printing, and spray pyrolysis. These techniques encompass a range of process temperature from room temperature to 600˚C, and a range of thicknesses from 1.5 to 15 µm.

Electrodeposition of CdTe is performed in an aqueous electrolyte containing Cd$^{2+}$ and HTeO$_2^-$ ions. The deposition takes place in two steps and can be represented by the following two reactions:

\[ \text{HTeO}_2^- + 3\text{H}^+ + 4e^- \rightarrow \text{Te} + 2\text{H}_2\text{O} \]
\[ \text{Te} + \text{Cd}^{2+} + 2e^- \rightarrow \text{CdTe} \]

Because of the low solubility of TeO$_2$, the deposition process is mass transport controlled by the availability of HTeO$_2^-$ ions. Electrolyte which contains an excess of Cd$^{2+}$ ions at all times is maintained at approximately 90˚C. The process gives deposition rates on the order of 0.02 µm/min. Structurally the as-deposited films have columnar submicron grains with a (111) preferred orientation, similar to the films obtained by the PVD process (Figure 9).

PVD of CdTe consists of evaporating CdTe source material under high vacuum from a Knudsen cell onto a substrate heated to around 275˚C. A deposition rate of 0.25 µm/min is obtained for a source temperature of 890˚C and a source-to-substrate distance of 20 cm.

The CSS process is based on the reversible dissociation of CdTe at high temperature:

\[ 2\text{CdTe(s)} \leftrightarrow \text{Cd(g)} + \text{Te}_2\text{(g)} \]

In practice, the CdTe source and the substrate, separated by 0.2 cm distance, are heated to 650 - 700˚C and 550 - 600˚C, respectively, in an ambient of 10 Torr of argon, which may contain small amounts of oxygen (10% by pressure). Under these conditions CdTe films of well-faceted 3 - 5 µm grains are deposited at a rate of 1 µm/min. They exhibit a very weak (111) crystallographic orientation.

Screen printing is a simple nonvacuum process that starts with ball milling, in water, high-purity Cd and Te powders down to a few micron in size. A paste is prepared by adding approximately 1% by weight of CdCl$_2$ as the fluxing agent and a suitable amount of propylene glycol as the binder. The paste is then screened through a 400 mesh stainless steel screen onto the substrate. Printed “green” film is then dried at 120˚C for 1 h in nitrogen, and sintered at 600 - 700˚C for 1 h in nitrogen or nitrogen/oxygen atmosphere. The CdTe film thus obtained has an overall thickness of around 15 µm and shows two distinct structures through its thickness. The top 10 - 12 µm portion of the film is porous with a grain size of 3 - 5 µm. The remaining 3 - 5 µm in contact with the CdS layer is a one-grain thick layer of dense CdTe$_{1-y}$S$_y$ resulting from the interdiffusion of
CdTe and CdS (see below for further explanation). X-ray diffraction analysis indicates a randomly oriented grain structure.

The most successful spray pyrolysis method uses a spray mixture of de-oxidized 0.3-µm CdTe powder, Cdl₂ and propylene glycol. This mixture is sprayed at room temperature and baked at 200°C. After the bake, the film is heat treated in an oxidizing atmosphere at temperatures from 300 to 550°C for about 60 min, followed by a 40% densification of the film by physical compacting. In the final step, the film is recrystallized in an inert atmosphere at approximately 550°C for 60 min (42). Typical film thicknesses are 5 - 10 µm. Similar to the films obtained by screen printing, these films have a porous top portion and a dense structure in contact with a Te-saturated CdS layer. More detailed information on the characteristics of these layers is not available because of the proprietary nature of this particular process. Detailed description of the other processes can be found in reference 43.

In these processes the PV performance of the CdS/CdTe device in the as-deposited state is poor. Post-deposition heat treatment in chlorine- and oxygen-containing atmosphere is necessary to obtain the desired PV performance. Such a treatment, for example, consists of dipping the CdS/CdTe structure into a CdCl₂-methanol solution and heating it in air at 400°C for 10 to 30 min, after which the sample is rinsed in deionized water to remove excess CdCl₂ (44). Alternatively, the solution treatment can be replaced by performing the heat treatment in the presence of CdCl₂ vapors from a solid source kept at an appropriate temperature (45). In some cases, such as electrodeposition, spray pyrolysis or screen printing the process itself provides the chlorine, in which case the post-deposition heat treatment in an oxidizing atmosphere would not need to contain chlorine. The effect of the CdCl₂-O₂ treatment on the structure of the CdS/CdTe thin film couples prepared by the PVD method is documented, qualitatively, to a certain extent:

- As can be seen from the TEM micrograph of Figure 11 (BE McCandless, to be published), when compared to Figure 9, there is almost a factor of almost 10 growth in the grain size of both CdS and CdTe films. Columnar structure observed in the as-deposited state becomes equiaxed as a result of the treatment. There is a marked reduction in the defects in CdS but CdTe grains still show high levels of intragrain defects;
- After the treatment, the preferred (111) orientation of the CdTe films is reduced, and in some cases disappears totally;
- X-ray diffraction (XRD) analysis and the quantum efficiency measurements on the completed devices show that there is interdiffusion of S and Te into CdTe and CdS, respectively (46), forming a CdS₁-xTeₓ/CdTe₁-ySₓ junction. This interdiffusion was qualitatively in line with the pseudo-binary CdTe-CdS phase diagram (47), but the solubility limits were determined, more accurately, to be x = 0.03 and y = 0.06 at 415°C treatment temperature. As a result of this interdiffusion, the optical band gaps on either side of the junction are reduced to 1.45 eV in the absorber and to 2.1 eV in the window (48).

The exact mechanisms by which CdCl₂-O₂ treatment causes these structural changes is still unknown. More important, our understanding of the effects of this type of heat treatment on the operation of CdTe solar cells, either through the above structural changes or through other structural or electronic modifications yet unknown, are at best conjectural. As a result, the CdCl₂-O₂ treatment is at this point a "recipe" that seems to be necessary for CdTe-based solar cells regardless of the methods of preparation. Detailed and quantitative understanding of this issue is necessary for further advances in the technology of CdTe solar cells.
The final step in completing the CdS/CdTe device is the formation of a low-resistance ohmic contact to carry the photogenerated current. The process, which is rather straightforward in other PV devices, is complicated in the case of CdTe. Because there is no metal with a large-enough work function to give a direct ohmic contact to p-type CdTe, it is necessary to produce, in a first step, a heavily doped or degenerate layer on the surface of the material. In general, the process starts with a wet chemical etch with bromine-methanol, which leaves a Te rich surface layer. Then a p+ layer is formed by depositing ZnTe-Cu, HgTe, PbTe or p-type dopants such as Cu, Hg, Pb, or Au followed by a heat treatment at or above 150˚C. Application of a secondary conductor having appropriate sheet resistance completes the device. The whole process is not well understood, and again has a “recipe” aspect to it in that every group working in this field seems to have its own contacting procedure. As a result, the reliability of the process of forming ohmic contacts on CdTe layers needs to be resolved (see 49).

Several processing methods are common to both CdS and CdTe films, such as PVD, CSS, screen printing, electrodeposition, and spray pyrolysis. This is an important fact when considering options for scale-up since there would be a significant manufacturing cost savings if the same process were used for the processing of the window layer and the absorber. In fact, all efforts to develop PV-module manufacturing systems have taken this approach. Nevertheless, the highest efficiency achieved so far in CdS/CdTe solar-cell research uses an hybrid approach, in which CdS is deposited by CBD technique, and CdTe by CSS (34).

**Device Analysis and Performance**

Operating principles of CdTe PV devices are very similar to the CuInSe₂-based devices, and the previous discussion presented for CuInSe₂ is valid for CdTe, including the heterojunction band diagram and the characteristic transport equations. These material systems perform well as PV devices because of the benign nature of the grain boundaries. Furthermore, reducing the recombination current in the space charge region, thus improving \( V_{oc} \), is the main challenge facing the researchers. Even the beneficial effects of oxygen heat treatments seem to be present in both material systems.
What is specific to CdTe-based devices is the magnitude of the effect of CdCl$_2$-O$_2$ heat treatments on the efficiency, and the difficulty of making an ohmic contact to the CdTe layer. Figure 12 illustrates the effect of CdCl$_2$-O$_2$ heat treatment on the cell performance, showing the J-V characteristics of the device before and after the treatment. The figure illustrates that without CdCl$_2$-O$_2$ treatment the device does not even show an acceptable rectifying character. Figure 13, in contrast, compares the J-V characteristics of a device that has a low-resistivity ohmic contact to the CdTe layer with one in which the contact has some blocking character.

**POTENTIAL FOR SCALE-UP**

In order to analyze issues related to large-scale manufacturing of thin film polycrystalline PV modules, we must first quantify what is meant by *large-scale*. A typical commercial-size module would be 4 x 2 ft$^2$ in size and would have a number of cells, again typically defined and series-interconnected by laser scribing, a process which is commonly referred to as the *monolithic integration*. These cells would be slightly less than 4 ft long and have a width $w$ determined by the highest sheet resistance of the two current-collecting conductive layers. Figure 14 shows the cross-section of such a module; a number of cells between the two edge contacts are omitted for clarity. The module is then completed by laying an encapsulant such as ethyl vinyl acetate (EVA) over the cells, covering it with another piece of glass, and curing the EVA. Finally, current leads are attached to the contacts for external connections.
Figure 13  J - V characteristics of two CdS/CdTe devices showing the effect of blocking contact on CdTe.

Figure 14  Schematic cross-sectional view of a polycrystalline thin film photovoltaic module.
A CuIn_{1-x}Ga_xSe_2 or CdTe module prepared using the processes that yield the best efficiencies in the laboratory would produce a power output of 80 W_{p} [peak watt, the unit of power, in Watts, that defines the maximum power a PV module can deliver under 100 mW/cm^2 solar radiation of air mass 1.5 spectrum (ASTM Stand. E891-82 and E892-82) and at 25°C], corresponding approximately to an active area efficiency of 10%. Assuming 100% yield, a factory with a nominal annual output of 10 Mw_{p}, operating three shifts, 250 days/yr with 83% process up-time, would need to produce roughly one such module every 2.5 minutes. Furthermore, the cost of manufacturing must be low enough for widespread acceptance of such modules in the marketplace for a variety of applications. These numbers alone, illustrate the magnitude of the challenges faced in the development of the PV-module manufacturing technology.

The problem of scale-up raises several technical issues that can be divided into three categories: process-related issues, manufacturing costs, and environmental issues.

**Process Related Issues**

For large scale manufacturing of the CuInSe_2-based photovoltaic modules, further developments are needed in three important areas: high Ga devices, Mo deposition on glass, and controlled Na doping.

In the design of a typical module given in Figure 14 the sheet resistance of the ZnO transparent conductor cannot be made lower than 10 Ω/sq without excessive current loss due to the absorption of light in the ZnO layer. Under these circumstances the cell width \( w \) is a compromise between resistive and area losses. As the cell width is decreased, the resistive losses will decrease, but the active area losses, given by the ratio of the width of the scribe region to the cell width, will increase. In monolithically interconnected modules all resistive power losses are to a first approximation proportional to \( (J_{sc}/V_{oc}) \). Therefore, for a given efficiency it is more advantageous to have a high-voltage low-current device than the opposite. Unfortunately, the highest-efficiency CuIn_{1-x}Ga_xSe_2 devices currently available are low-voltage high-current (≈ 600 mV, 33 mA/cm^2) devices that result in a minimum in total power loss of approximately 12% for a cell width of 0.5 cm. The solution to this problem lies in the development of high-Ga-content, (60 to 70%) CuIn_{1-x}Ga_xSe_2 solar cells. A better understanding of the efficiency-limiting mechanisms in CuIn_{1-x}Ga_xSe_2 cells having high Ga content would bring about such a solution.

Poor adhesion of Mo on glass is one of the technical issues facing CuIn_{1-x}Ga_xSe_2 technology. Strong adhesion of metal films, especially as thick as 1 to 2 μm, has always been difficult to achieve. Because glass is such an inert material, chemisorption—which results in a very strong bonding between the film and the glass substrate—does not play a role at temperatures encountered during sputtering. As a result, the primary forces controlling adhesion are weak Van der Waals forces. Under these conditions, one can improve the adhesion by utilizing a variety of extremely complicated glass-cleaning procedures before the deposition, but even then the physical strength of the interface would remain questionable, thus affecting manufacturing yield. Besides optimizing Mo thickness, low-cost adhesion-promoting interfacial films needs to be developed to solve this problem.

It is now well accepted that Na incorporation into the CuIn_{1-x}Ga_xSe_2 film improves the device efficiency. In fact, a measurable efficiency improvement has been observed in every research group when soda lime glass replaced type 7059 glass as the substrate. From a manufacturing perspective, the use of soda lime glass substrate as a Na source is desirable, especially since the Na content of this type of glass is quite constant and uniformly distributed. However the optimum amount and distribution of Na in the CuIn_{1-x}Ga_xSe_2 film, as well as the kinetics of the out-diffusion of Na from the soda lime glass and through the adhesion-promoting layer-Mo structure needs to be determined. In the absence of such quantitative information, reproducibility and yield associated with Na doping will be a major technical problem in the manufacturing environment.

In of CdTe-module manufacturing the major process-related issues are CdCl_2/O_2 treatment and CdTe contacting. In both cases, processes developed in the laboratory so far have a “recipe” nature to them and are not acceptable as manufacturing processes. Further progress is needed in both areas in order to quantify the role of Cl_2 and O_2 in developing proper junction characteristics.
and the role of various surface pretreatments for proper contact formation. Such quantitative information is essential for the development of low-cost scalable processes.

Manufacturing Costs

The most important factors in the cost of manufacturing thin film PV devices are the cost of the process equipment and raw materials. The most widely studied process for depositing CuIn$_{1-x}$Ga$_x$Se$_2$ films (and the one that produced the highest efficiency cells) is the four-source PVD. In this process, the deposition takes place in a vacuum environment at a rate of approximately 0.05 µm/min. and at a substrate temperature of around 550˚C, which is limited by the softening point of the soda lime glass. In order to achieve such rates, Cu-source temperature would have to be greater than 1300˚C, and In- and Ga-source temperatures in excess of 1100˚C. The equipment needed to produce 4 x 2 ft$^2$ modules under these conditions and at a rate of one module every 2.5 min would be quite complex, thus, costly. Furthermore, the need to operate at such high temperatures and under conditions of precise control of elemental fluxes would also add to the operating cost of the equipment. Given these constraints, the only way to reduce the manufacturing cost would be to increase the throughput, which can be brought about only by increasing deposition rate or by reducing the thickness of the absorber or both.

None of these approaches have been explored since the emphasis has always been on efficiency rather than manufacturability. Because the optical absorption coefficient of CuInGSe$_2$ is greater than of 5 x 10$^4$ cm$^{-1}$ at photon energies higher than 1.4 eV, a thickness of approximately 1 µm would be large enough for total absorption of the solar spectrum. In addition, there is no known factor that would limit the deposition rate to 0.05 µm/min. If film thickness could be reduced to ranges commensurate with the magnitude of the optical absorption coefficient, and the deposition rate could be increased by a factor of two, the manufacturing cost related to capital equipment would be reduced immediately by a factor of four. Such cost reduction could even justify some loss in efficiency. Similar arguments can also be made for the selenization of metal precursors. Research efforts should be directed toward understanding the effect of deposition rate and absorber thickness on conversion efficiency.

In the fabrication of CdTe-based PV modules, CSS is the most compatible process for large-scale manufacturing. Not only does this process have the highest deposition rates, but to date, it also yields the highest-efficiency laboratory cells. Even though it is a high-temperature/low-pressure process, the equipment cost is not as critical as in CuIn$_{1-x}$Ga$_x$Se$_2$ manufacturing since the deposition rate, and consequently the throughput, is considerably higher (1 µm/min). Furthermore, the CSS process can also be used for the deposition of the CdS window layer as well, thus simplifying the manufacturing operations. The major problem with the CSS process is the high cost of raw materials (e.g. high purity CdTe). However, since CdTe has an absorption coefficient similar to that of CuInSe$_2$, methods for reducing its thickness in modules, even at the expense of some reduction in efficiency, should be investigated.

Reduction of the absorber thickness, in both material systems, would have a beneficial effect, from the manufacturing cost perspective, on the monolithic integration process as well by reducing the thickness of the material to be removed during the isolation scribing.

Environmental Issues

CuInSe$_2$- and CdTe-based modules might be thought to represent environmental hazards when disposed of at the end of their useful life, since Cd metal is classified as a toxin/carcinogen. However, the stable nature of the Cd compounds such as CdS and CdTe makes the disposal issue technically less relevant. However, if the concept of “cradle-to-grave” management of hazardous materials is applied to Cd-containing PV modules, the cost of manufacturing such modules would be prohibitive. In this case, alternatives exist and are being investigated for the CuInSe$_2$-based modules, although no such alternatives exist for the CdTe-based modules.

In contrast environmental issues in module production facilities are real and complex. Deposition of CdS by the solution growth process (CBD) would cause serious environmental
problems in the work place. This technique, as practiced in the laboratory, requires large quantities of basic aqueous solutions of complex ions containing Cd and S. The substrate is immersed into the solution, resulting in the heterogeneous deposition of CdS on the substrate as well as on the walls of the vessel, and homogeneous CdS particulate formation in the solution itself. The process releases all the Cd and S ions from the solution requiring a fresh solution for each substrate. As a result, process efficiency in the laboratory is at best 1%. In a manufacturing environment the process could be modified to result in significant improvements in materials utilization. Nevertheless, for an annual production of 10 MW and a CdS thickness of 0.05 µm, the manufacturing process must include safe disposition of large quantities of strongly basic solutions containing of CdS powder. The solution to be disposed of must not have any Cd$^{+2}$ ions left in it; consequently, an alternative to CBD of CdS needs to be developed for large scale production.

Even processes such as sputtering of CdS or CSS of CdTe and CdS would present environmental problems in the work place. In these processes not all the material removed from the source will be deposited on the substrate. Some amount will be deposited on the walls and fixtures of the reactor in the form of a fine powder that needs to be removed and disposed of periodically. The solution in this case, in addition to reducing CdTe thickness to the minimum required for the proper device operation, lies in the proper design of the manufacturing equipment to maximize the utilization of the source material, and to facilitate removal of deposits.

CONCLUSION

The best CuInSe$_2$- and CdTe-based, small-area thin film polycrystalline solar cells have reached laboratory efficiencies of 16-17%, which are approximately 80% of their theoretical maximum efficiencies. Furthermore, efficiencies above 13-14% have been obtained by more than one process for each class of solar cells. However, despite these achievements, commercial products based on these materials are not yet available because the fundamental research conducted so far has focused on improvements in efficiency. Now, however, the focus must shift to issues relevant to manufacturability.

These issues remain fundamental in nature. A potential problem with shifting the emphasis of research in this field may be related to the fact that this type of research has more immediate commercial value, resulting in reduced levels of cooperation between the private sector and the government and academia. This situation would be unfortunate because such cooperation has been the primary force behind the rather spectacular improvement in efficiencies in these devices. Furthermore, the nature of the unresolved problems are too fundamental to be addressed properly by the private sector alone, although the private sector is uniquely qualified to define the problems. It is hoped that such tri-partite cooperation would continue into the areas closer to commercialization which would enable the widespread application of photovoltaic energy conversion.

ACKNOWLEDGMENTS

We acknowledge helpful discussions with JE Phillips, BE McCandless, and WN Shafarman during the preparation of this review. This work was partially supported by National Renewable Energy Laboratory under subcontract no. XAV-3-131170-01.
Literature Cited

12. R. A. Mickelsen and W. S. Chen, Proceedings of the 16th Institute of Electrical and Electronics Engineers Photovoltaic Specialists Conference (Institute of Electrical and Electronics Engineers, New York, 1982), p. 781
32. F. A. Kroeger, The Chemistry of Imperfect Crystals (North Holland, Amsterdam 1964)
33. M. Aven and J. S. Prener, Physics and Chemistry of II-VI Compounds (North Holland, Amsterdam 1967)
40. B. E. McCandless and S. S. Hegedus, Proceedings of the 22nd Institute of Electrical and Electronics Engineers Photovoltaic Specialists Conference (Institute of Electrical and Electronics Engineers, New York, 1991), p. 967
44. B. McCandless and R. Birkmire, Solar Cells, 34, xxx (1991)
49. B. E. McCandless, Y. Qu and R. Birkmire, Proceedings of the Institute of Electrical and Electronics Engineers First World Conference on Photovoltaic Energy Conversion (Institute of Electrical and Electronics Engineers, New York, 1994), Volume 1, p. 107